ABSTRACT
INTRODUCTION
High efficiency III-V photovoltaics, demonstrating AM0 efficiencies approaching 30%, are in wide spread use for space power applications. For near Earth applications, absolute conversion efficiency has become the dominant metric driving solar cell development. As missions move beyond low Earth orbit, specific mass and stowage volume (W/kg and W/m 3 ) become ever more important. Figure 1 shows a comparison of cell mass specific powers for III-V multijunction solar cells deposited on various substrates.
Current SOA technology is shown by the 29% AMO efficiency on 150 micron Ge substrates (~ 450 W/kg). If silicon is substituted for Ge, the specific power nearly doubles despite a predicted drop in overall efficiency. Transitioning to a metal foil provides the potential for an additional increase in specific power, plus the added feature of flexibility. The impact of the high density of molybdenum (Mo) can be moderated by the possible addition of a polymer (Kapton) backing layer following device fabrication. Finally, if a high temperature polymer substrate is developed, very high mass specific powers may be achievable. The first steps down this path have been taken with the recent demonstration of III-V single and multi-junction devices on Si substrates [1, 2, 3] . Moving to the next step, polycrystalline III-V devices on Mo foil, builds upon component technologies demonstrated previously. The proposed process for integrating III-V devices on metal foil utilizes a thin film of Ge which is deposited on the metal substrate and thermally recrystallized. This recrystallization process has been demonstrated by several researchers [4, 5] , with grain sizes exceeding 1 mm Growth of polycrystalline III-V devices has also been explored in the past [6] . High efficiency (20% AM1.5) polycrystalline GaAs solar cells have been reportedly produced on polycrystalline Ge wafers with average grain sizes < 1 mm 2 . For high efficiency, the transition from single crystal to polycrystalline required the use of a p/i/n device architecture. It was postulated that n-type dopants (Se) accumulated at the grain boundaries in the base region, forming n/n++ or high-low junctions. The presence of this junction, along with the resultant electric field, was conjectured to inhibit minority carriers from recombining at the grain boundaries. The need for an i region is also linked to dopant accumulation at the grain boundaries. For structures without the i region (p/n), a high dark current was noted.
The dark current was attributed to tunneling currents near the depletion layer which appears to be aided by the dopant accumulation at the grain boundaries.
The addition of a spacer layer (i) resulted in a 40x reduction in dark current, with a commensurate increase in Voc and FF.
EXPERIMENT
In order to develop the proposed technology, the activities were split into two parallel paths: (1) development of recrystallized Ge films on Mo foils and (2) OMVPE growth of polycrystalline III-V materials and devices. At some point of development of the individual technologies, the paths would be merged into a single effort. The remainder of this paper will describe our efforts in the OMVPE growth of polycrystalline III-V materials and devices.
Growth of GaAs on Poly Ge
Polycrystalline Ge substrates doped with antimony (Sb) with grain sizes on the order of mm 2 were obtained from Umicore. These wafers were polished and prepared using their standard process for generating epi-ready single crystal Ge wafers. The wafers were loaded into a horizontal low-pressure OMVPE system using conventional precursor materials (AsH3, PH3, TMGa, TMIn, DEZn and Si2H6). A variety of nucleation and growth conditions were examined (table 1) by depositing a 250Å nucleation layer of GaAs, followed by a 5,000Å layer of GaAs. The resultant epitaxial structures were examined by Nomarski optical microscopy and the impact of each deposition parameter judged by the range of morphologies noted on the various grain surfaces. Three primary morphology types were identified, mound defected, cat-eye defected and smooth. A bias toward low temperature was included in the selection of the optimum nucleation and growth parameters in order to minimize the total thermal budget. This was done in hopes of one day transitioning this technology to a high temperature polymer, should one become available.
Poly GaAs Cell Growth
Using the set of "optimized" nucleation and growth conditions, several single junction GaAs cell structures were fabricated (figure 2). The device design consists of a p/i/n GaAs cell structure with InGaP front and rear window layers.
Two different GaAs buffer layer thicknesses were examined, 0.2µm and 2µm. Twelve (12) 1 cm 2 , mesa isolated devices were fabricated on each 2" diameter wafer using conventional photolithography and metallization techniques. Mesa isolation was performed only on the GaAs cell layers (i.e. the mesa etch was not carried through to the Ge substrate).
Parameter Varied
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Bake temperature
600, 650, 700°C
Increasing temp (600 to 650°C) reduced mound defect density somewhat, but with no effect on cat-eye defects. I-V characterization of the as-processed devices showed excessive Voc values (>1050 mV), indicative of a voltage boost from a Ge subjunction. Quantum efficiency (QE) measurements as well as Voc testing under 1µm illumination confirmed the presence of an unintentional Ge junction. QE measurements showed the average QE to be ~10%, thus the Ge sub-junction is current limiting the tandem stack. The devices were re-mesa etched to ensure the Ge junction was mesa isolated as well. The resultant I-V curves (shown in figure 3 ) demonstrate the classic double knee for a current mismatched tandem device. In addition, the data shows a high series resistance which is not surprising given the lack of a tunnel junction interconnect between the subcells. QE measurements of the devices (figure 4), suggests that a thick buffer layer slightly improves the blue end of the QE curve for devices with the worst performance and morphology (yellow and purple lines). The primary difference between the single crystal control and the polycrystalline device are in the bandedge portion of the curve. At this time, it is unclear whether recombination within the base or at the base/window interface is limiting the bandedge response. It should be noted that Si was used as the base dopant in this study as compared to Se for the previous work [6] , in addition to the use of an InGaP rear window instead of a BSF (n+ GaAs). Additional work is required to optimize the dopant species and/or rear surface passivation approach to maximize the bandedge photoresponse.
Finally, the Voc and Isc of each cell from both the thick and thin buffer samples were characterized and statistics (average and std. dev.) were tabulated (table 2). The data suggests that the use of a thick GaAs buffer provides two benefits, namely increasing the average device performance as well as reducing the variability in device performance. This latter benefit should be particularly beneficial when attempting to transition to large area devices in which there exists a large and uncontrolled range of crystalline orientations, grain sizes and interfaces. 
Ge Sub-Junction Formation
During the thermal Ge oxide desorption treatment and GaAs nucleation, both As and Ga diffuse into 
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Control Thin Buffer -Best Thin Buffer -Worst Thick Buffer -Best Thick Buffer -Worst the poly Ge. Arsenic diffusion tends to increase the n-type doping density whereas Ga diffused into the Ge acts as a p-type dopant. Thus depending upon the concentration and diffusion profile for both elements, the top region of the poly n-type Ge can be type inverted, thereby forming a p/n diode. As shown in fig. 3 , lack of current matching between the GaAs and Ge subjunctions may degrade the overall performance. Thus efforts have been initiated to examine the growth conditions necessary for the elimination of the junction formed by the diffusion of Ga into the n-type poly Ge wafer. In the future work, the polycrystalline Ge subjunction may be reintroduced provided it will not limit the current generation of the series connected multijunction stack. p/n Ge junction formation has been examined previously for single crystal p/n GaAs on Ge devices [7] . In this work, varying the GaAs nucleation conditions were successfully employed to eliminate the junction formation. We have produced test structures consisting of 0.5 micron n-type GaAs epilayers on poly Ge:Sb substrates using both increased V/III ratio and increasing the thickness of the low-temperature GaAs nucleation layer.
An array of ohmic contacts will be deposited upon the epi surface and full area metallization will be deposited upon the back surface. It is hoped that these small area contacts (~1mm 2 ) will permit the examination of junction formation processes on various grains. It is expected that both the Ga and As diffusion kinetics will be influenced by the crystallite orientation.
Poly InGaP Growth
In order to optimize the window layer performance for the polycrystalline GaAs cells and in preparation for the growth of InGaP top junctions of a polycrystalline multijunction stack, initial growth studies of polycrystalline InGaP on GaAs coated poly Ge substrates have been initiated. The nucleation and growth of the GaAs initial layers were performed using the previously described bake, nucleation and growth conditions. 0.5 micron InGaP epilayers were grown at 675C and 695C. Figure 6 compares the PL intensity from the GaAs buffer layer for the two conditions. Figure 6 -PL intensity maps of polycrystalline GaAs buffer layers passivated by InGaP grown at 675C (left) and 695C (right). The higher InGaP growth temperature produces a more uniform PL map, suggesting more uniform interface recombination velocities.
CONCLUSIONS
The OMVPE growth of polycrystalline p/i/n GaAs solar cells on polycrystalline Ge substrates has been demonstrated. This development is a stepping stone in an effort to eventually develop high efficiency III-V multijunction solar cells on metal foil substrates. OMVPE parameters for pre-growth bake, nucleation and deposition have been examined. Single junction p/i/n GaAs photovoltaic devices, incorporating InGaP front and back window layers, have been grown and processed. Device performance has shown a dependence upon the thickness of a GaAs buffer layer deposited between the Ge substrate and the active device structure. A thick (2µm) GaAs buffer provides for both increased average device performance as well as reduced sensitivity to variations in grain size and orientation. Efforts to control the formation of a Ge subjunction as well as the development of polycrystalline InGaP material has been initiated.
